Z Domain Delay Subcircuits and Compact Verilog-A Macromodels for Mixed-mode Sampled Data Circuit Simulation
Електронного архіву Харківського національного університету радіоелектроніки (Open Access Repository of KHNURE)
Переглянути архів Інформація| Поле | Співвідношення | |
| Creator |
Brinso, M. E.
Nabijou, H. |
|
| Date |
2014-10-31T08:50:12Z
2014-10-31T08:50:12Z 2009 |
|
| Identifier |
Brinson, M. E. Z Domain Delay Subcircuits and Compact Verilog-A Macromodels for Mixed-mode Sampled Data Circuit Simulation / M. E. Brinson, H. Nabijou // Радиоэлектроника и информатика : науч.-техн. журн. – Х. : Изд-во ХНУРЭ, 2009. – Вып. 2. – С. 14-20.
http://hdl.handle.net/123456789/1426 |
|
| Description |
Mixed-mode simulation is an important circuit design and system testing tool for established and emerging semiconductor sampled data technologies. This paper describes a number of functional, computationally efficient, Z domain delay models, outlining the role of current and charge equations in the construction of subcircuit and compact Verilog-A delay macromodels. To illustrate the properties of the proposed macromodels a number of Qucs (Quite universal circuit simulator) transient and frequency domain simulation examples are presented. Each of these stresses the use of test and data extraction techniques which are not easily undertaken with the SPICE 2g6 or 3f5 simulators. |
|
| Language |
en
|
|
| Publisher |
ХНУРЭ
|
|
| Subject |
mixed-mode sampled data circuit simulation
functional delay subcircuits compact Verilog-A delay macromacromodels qucs (quite universal circuit simulator) |
|
| Title |
Z Domain Delay Subcircuits and Compact Verilog-A Macromodels for Mixed-mode Sampled Data Circuit Simulation
|
|
| Type |
Article
|
|