Reduction of Hardware Amount for Control Unit with Address Transformer
Електронного архіву Харківського національного університету радіоелектроніки (Open Access Repository of KHNURE)
Переглянути архів Інформація| Поле | Співвідношення | |
| Creator |
Barkalov, A. A.
Titarenko L. A. Lavrik A. S. |
|
| Date |
2014-10-31T09:28:11Z
2014-10-31T09:28:11Z 2009 |
|
| Identifier |
Barkalov, A. A. Reduction of Hardware Amount for Control Unit with Address Transformer / A. A. Barkalov, L. A. Titarenko, A. S. Lavrik // Радиоэлектроника и информатика : науч.-техн. журн. – Х. : Изд-во ХНУРЭ, 2009. – Вып. 2. – С. 29-33.
http://hdl.handle.net/123456789/1429 |
|
| Description |
The method of hardware reduction is proposed oriented on control units and CPLD chips. The method is based on a wide fan-in of PAL macrocells allowing using more than one source of microinstruction address. The method of logical condition replacement is used for optimization of microinstruction addressing block. An example of proposed method application is given. |
|
| Language |
en
|
|
| Publisher |
ХНУРЭ
|
|
| Subject |
address transformer
CMCU CPLD |
|
| Title |
Reduction of Hardware Amount for Control Unit with Address Transformer
|
|
| Type |
Article
|
|