Verification Challenges of Clock Domain Crossings
Електронного архіву Харківського національного університету радіоелектроніки (Open Access Repository of KHNURE)
Переглянути архів Інформація| Поле | Співвідношення | |
| Title |
Verification Challenges of Clock Domain Crossings
|
|
| Creator |
Zaychenko, S.
Melnik, D. Lukashenko, O. |
|
| Subject |
Verification
Clock Domain Crossings |
|
| Description |
This paper discusses typical verification problems occurring within SoC design cycle when multiple clock domains are involved. Critical cases leading to unpredictable SoC behavior during data transfer across clock domains are identified and described. A principle for metastability modeling is suggested. Only the most elementary logic circuits use a single clock. Today’s system-on-chips (SoC) have dozens of asynchronous clocks. There are a lot of software programs to assist in creating of multimillion-gate ASIC/FPGA circuits, but designer still has to know reliable design techniques to reduce the risk of CDCrelated design re-spins. Moreover, the most relevant literature does not cover CDC-related issues and approaches to prevent appropriate costly silicon bugs.
|
|
| Date |
2016-09-06T09:05:49Z
2016-09-06T09:05:49Z 2008 |
|
| Type |
Article
|
|
| Identifier |
Zaychenko S. Verification Challenges of Clock Domain Crossings/D. Melnik, S. Zaychenko, O. Lukashenko//Proceedings of IEEE East-West Design & Test Symposium (EWDTS’08)
http://openarchive.nure.ua/handle/document/2135 |
|
| Language |
en
|
|
| Publisher |
EWDTS
|
|